



Agilent Technologies

Debug Your Embedded Design More Quickly

August 19th, 2003

presented by:

Mike Beyers
Oscilloscopes Project Manager



Agilent Technologies

Agenda

- **Trends in Embedded Systems**
- **SDRAM and PCI Overview**
- **Turn on Process Recommendations**
- **“Late in the Game” Debug Process Recommendations**
- **Recommended Agilent Products**
- **Additional References**



Agenda

- **Trends in Embedded Systems**
- **SDRAM and PCI Overview**
- **Turn on Process Recommendations**
- **“Late in the Game” Debug Process Recommendations**
- **Recommended Agilent Products**
- **Additional References**



Trends in Embedded Systems - Past

- **20 Years ago each embedded processor system was a unique design.**
- **The processor had no internal memory or IO control.**
- **Therefore memory and IO control was kept relatively simple.**
- **Digital signals were easily probed with a four channel analog oscilloscope.**



Trends in Embedded Systems - Today

- **Today, processors and FPGAs can include complex memory and IO control systems.**
- **Technologies like SDRAM for memory and PCI for IO have migrated from high-end computers to mid-range embedded systems in only a handful of years.**
- **The modern embedded system designer will need a variety of tools when debugging these more complex systems.**



Agenda

- Trends in Embedded Systems
- **SDRAM and PCI Overview**
- Turn on Process Recommendations
- “Late in the Game” Debug Process Recommendations
- Recommended Agilent Products
- Additional References



SDRAM Control Signals.

- **Need to view 5 digital signals to identify/trigger on a particular cycle - the three to the right plus chip select and Clock.**
- **Need to look *at least* clock and another line (address, data or control) with analog channels to verify timing and signal integrity.**
- **Operation is pipelined.**

SDRAM Commands

Command	RASN	CASN	WEN
No Operation (NOP)	H	H	H
Active (ACT)	L	H	H
Read (RD)	H	L	H
Write (WR)	H	L	L
Burst Terminate (BT)	H	H	L
Precharge (PCH)	L	H	L
Autorefresh (ARF)	L	L	H
Load Mode Register (LMR)	L	L	L



PCI Control Signals.

- **PCI is a very complex protocol. *The PCI bus specification is 322 pages!* But it is commonly used and cheap to implement..**
- **Besides the 4 command lines, there are 6 control lines (FRAME#, TRDY#, IRDY#, STOP#, DEVSEL# and IDSEL), 2 error signals, 2 arbitration signals, and a clock and reset line.**

PCI Commands



C/BE[3:0]# Command Types

0000	Interrupt Acknowledge
0001	Special Cycle
0010	I/O Read
0011	I/O Write
0100	Reserved
0101	Reserved
0110	Memory Read
0111	Memory Write
1000	Reserved
1001	Reserved
1010	Configuration Read
1011	Configuration Write
1100	Memory Read Multiple
1101	Dual Address Cycle
1110	Memory Read Line
1111	Memory Write and Invalidate



Hint #1: Add LA Connector Footprints

- The user puts down a 'landing pattern' on the target system.
- The connector-less probe is then attached to the system with a 'retention module'



Agilent Technologies

Agenda

- Trends in Embedded Systems
- SDRAM and PCI Overview
- **Turn on Process Recommendations**
- “Late in the Game” Debug Process Recommendations
- Recommended Agilent Products
- Additional References




Hint #2, 3, 4: Start with Raw Board

- **Hint #2:** Check for ground and power plane shorts with DMM. Check loaded board too!
- **Hint #3:** Check R across power planes and calculate expected IR loss.
- **Hint #4:** Check controlled impedance lines with TDR. Concentrate on Clock traces, as they are most sensitive in synchronous systems like SDRAM and PCI.



Loaded Board Turn-On



Agilent Technologies

Hint #5: Check Supplies with Scope

- **Use Scope instead of DMM - see noise and dynamic loading issues. Modern CMOS devices can load down a PS when they come out of reset or do a burst of memory or IO accesses.**
- **Re-check supplies once everything is working. Power consumption is dependant on operation.**
- **Check with current probe if supply droops.**



Hint #6: Check PS Sequencing

- **Modern IC's often use several different supply voltages - for core and IO.**
- **Follow manufacturer's recommendation (On and Off!).**
- **Consider distributed power with DC-DC conversion off one rail. Soft start options allow control of power supply sequencing.**
- **Rule of thumb - bring all supplies up together if no manufacturer's recommendation.**




Next Step - Look for Clocks.

- Clocks will normally be your highest speed signals.
- Edge rates are probably 1ns or less.
- $BW_{\text{Signal}} \approx 0.5 / \text{risetime}$.
- **Hint #7:** $BW_{\text{Measurement}} \text{ needed} = 1 / \text{risetime}$ for ~5% error. (1ns risetime = 1GHz).
Remember, $BW_{\text{Measurement}}$ is often limited by $BW_{\text{Accessories}}$!



Consider Probe Loading



Hint #8: Use 1nH/mm to Estimate f_{RES}

1156A Active Probe

w/5cm signal lead

Input C = 0.8pF

L = 50nH

$f_{RES} = \sim 850\text{MHz}$

1165A Passive Probe

w/10cm ground lead


Input C = 9pF

L = 100nH

$f_{RES} = \sim 167\text{MHz}$



1156A Recommended Configurations



This configuration works with either 2s or 3s as signal and either 2g or 3g as ground.

$BW \approx 1.4 \text{ GHz}$



Agilent Technologies

Hint #9: Check Loading with 2 Probes



Clock Hints

- **Hint #10:** Always probe clocks at receiver.
- **Hint #11:** Probe LVDS clocks differentially (Zero crossing most important).
- **Hint #12:** Trigger on slowest clock when looking at divided clocks.
- **Hint #13:** Clock Layout: Avoid vias, split ground and power planes, and sharp corners. Layout power first, clocks next, then everything else.
- **Hint #14:** Recheck clocks after everything is turned on. May uncover data dependant coupling!



Next Challenge - The Memory System

- Hint #15: Start off checking for Refresh.

The image shows a software interface for setting up a pattern or state trigger. The main window is titled "Pattern/State Trigger Setup" and contains several sections:

- Reset Pattern:** A group box containing three buttons labeled "1", "0", and "X".
- Pattern in Hex:** A text field containing "\$XXXX2".
- Digital Bus Pattern:** A group box containing two text fields: "Bus 1 Pattern in Hex" with "X2" and "Bus 2 Pattern in Hex" with "XX".
- Bit Fields:** A row of 16 bit indicators labeled D15 through D0. Bit 1 is highlighted with a blue circle and contains a yellow 'f'. Bit 0 is highlighted with a blue circle and contains a '0'. Bit 2 is highlighted with a blue circle and contains a '0'. Bit 3 is highlighted with a blue circle and contains a '1'. Bit 4 is highlighted with a blue circle and contains a '0'. A blue arrow points from the "Autorefresh (ARF)" row in the table below to bit 0.
- Buttons:** "Close", "Help", and "Thresholds..." are located in the top right.

To the left of the dialog box is a table with the following data:

Command			
No Operation (NOP)			
Active (ACT)			
Read (RD)			
Write (WR)			
Burst Terminate (BT)			
Precharge (PCH)			
Autorefresh (ARF)	L	L	H
Load Mode Register (LMR)	L	L	L



Hint #16: Isolate a Single Cycle

- **Use special firmware or HDL to generate a continuous stream of just writes, then just reads.**
- **Vary data: All 1's, all 0's, checkerboards, to get more transistions.**
- **Look for illegal logic levels, setup/hold violations. Check direction control on buffers.**
- **Check many address and data lines. Note worst ones (timing and signal integrity) for future work.**



Hint #17: Probe the Right End


- Probe address and data writes at memory.
- Probe data reads at controller.
- Probe clocks at memory.



Hint #18: Pattern Trigger Isolates Cycles



DDR SDRAM Burst Read Example



Hint #19: Use Custom Thresholds

The image displays two overlapping software dialog boxes. The background dialog, titled "Enter Measurement Info", has a blue header and a close button. It features a "Measurement" section with a waveform diagram and the text "Setup time". Below this are two sections: "Data" with a dropdown menu set to "Channel 1" and "Edges" with three radio buttons (the first is selected); and "Clock" with a dropdown menu set to "Channel 3" and "Edges" with two radio buttons (the first is selected). The foreground dialog, titled "Measurement Thresholds", also has a blue header and a close button. It contains a "Thresholds Apply To" section with two radio buttons: "All Waveforms" (unselected) and "Individual Waveforms" (selected). To the right is a "Threshold Source" dropdown menu set to "Channel 1". Below this is a "Thresholds" section with a dropdown menu set to "Custom: Levels (low, Mid, Up)". The "Custom Thresholds" section includes three input fields: "Upper Level" set to "2.80000 V", "Middle Level" set to "1.40000 V", and "Lower Level" set to "700.000 mV". On the right side of the "Measurement Thresholds" dialog are three buttons: "Close", "Help", and a question mark icon.



Hint #20: Use Violation Triggering

Trigger Setup [X]


Mode

- Edge
- Glitch
- Advanced

Violation [v]

Sweep

- Auto
- Triggered
- Single



Close

Help [?]

Conditioning...

Trigger Action...

Type

- Setup
- Transition
- Pulse

Mode

- Setup Time
- Hold Time
- Setup And Hold

< Setup: 1.5 ns [▲▼]

< Hold: 1.5 ns [▲▼]

Data

Source: Channel 1 [v]

Low Threshold: -200 mV [▲▼]

High Threshold: 2.540 V [▲▼]

Clock

Source: Channel 2 [v]

Level: 0.0 V [▲▼]

- [▲]
- [▼]

Consult help system for specifications and proper usage of this trigger mode.



Hint #21: Read the Fine Print

- **Some vendors specify minimum risetime.**
- **Some specifications are functions of risetime.**
- **Some vendors specify N refreshes before use.**
- **Look for clock output R. Series terminate clocks with $R_{\text{term}} = R_{\text{line}} - R_{\text{source}}$.**
- **Vary temperature if margin is small. Specs are tighter than they used to be!**
- **Verify revision of specification = revision of silicon.**



Hint #22: Recheck Clocks and Refresh

- **After system is up and running - recheck clock signal integrity and worse case setup/hold lines. Look for data dependant problems.**
- **Also check refresh cycles. Sometimes controllers refresh fine with little memory activity but can leave out refresh as memory traffic increases.**



PCI Bus turn on hints

- Again, clocks are most critical. Clocks are point to point - series terminated.
- **Hint #23:** Give clock traces more space even if you have to squeeze AD and control.
- **Hint #24:** Length dictates speed (33MHz or 66MHz) and minimizes timing margin. Do not approach length limits unless absolutely necessary.



Pause for Q&A




Agilent Technologies

Agenda

- Trends in Embedded Systems
- SDRAM and PCI Overview
- Turn on Process Recommendations
- “Late in the Game” Debug Process Recommendations
- Recommended Agilent Products
- Additional References



Example: PCI Bus Intermittent Lockup



Acquisition Board of 54832D

- Has 125MHz SDRAM for memory and 33MHz PCI bus for communication between ASICs and Host PC.
- SDRAM worked fine. PCI bus had problems that threatened to delay shipments.
- Team did not plan ahead - no logic analyzer connectors for PCI bus on acquisition board.



Situation & Challenges

- **The problem happened very occasionally, and only on a few units.**
- **They had no idea where the write was going astray.**
- **They could easily hook up to Bus 1 (Backplane) and with some effort hook up to Bus 2 (Ribbon Cable), but found it nearly impossible to hook up to Bus 3 (SMT to BGA routing).**



Hint #23: Break It Before You Fix It

- **Look for units that fail most often.**
- **Modify firmware/HDL to fail more often.**
- **Vary temperature to fail more often.**
- **Duplicate failure in simulation.**



Hint #24: Functional or Parametric?

Functional

Duplicates in
Simulation

Observed with
Logic Analyzer
or Debugger

Either

Caused by
Temperature

Varies with
Code or HDL


Follows Board
or Chip

Parametric

Observed with
Scope



Debug Environment



Logic Analyzer Isolates Fault

Time	Command	Address_L	Data_L	Termination	Latency	Efficiency %	Mbytes/sec
Relative	Text	Hex	Text	Text	Hex	Decimal	Decimal
88,000 ns		00000CF8	80003B08	Initiator	03	025	0045
1,176 us	Cfg Read						
176,000 ns		00040308	xxxxxx01	Initiator	06	014	0005
2,792 us	I/O Write						
88,000 ns		00000CF8	80003B40	Initiator	03	025	0045
1,176 us	Cfg Read						
176,000 ns		00040340	xxxx8001	Initiator	05	016	0011
3,600 us	I/O Write						
240,000 ns		00008005	xxxx20xx	Initiator	08	011	0004
62 90,808 us	Spec Cyc						
24,000 ns		00120002	00120002		08		
96,000 ns				Mstr Abort	06	016	0000
1,751 s	Mem Read						
3,096 us		FFFFFFFF0	F526FF2E	Initiator	66	000	0001
88,000 ns	Mem Read						
3,088 us		FFFFFFFF4	00C01BFF	Initiator	66	000	0001
88,000 ns	Mem Read						
3,096 us		FFFFFFF8	00C01DEA	Initiator	65	000	0001
88,000 ns	Mem Read						
3,088 us		FFFFFFFC	FC0000F0	Initiator	65	000	0001
96,000 ns	Mem Read						
3,088 us		FFFFFFE0	00000000	Initiator	67	000	0001
88,000 ns	Mem Read						



MSO Finds Root Cause

Analog channels see isolated clock coupling

Digital channels provide state trigger on first address phase after a bus turnaround



Agilent Technologies

Agenda

- Trends in Embedded Systems
- SDRAM and PCI Overview
- Turn on Process Recommendations
- “Late in the Game” Debug Process Recommendations
- **Recommended Agilent Products**
- Additional References



34401A 6 1/2 Digit DMM

- **\$1,163**
- **Accurate**
- **Fast**
- **Easy to Read**
- **Reliable**




For more information on the 33401 Digital Multimeter,
and other low-cost benchtop instruments,
visit www.agilent.com/find/everydaytools



Agilent Technologies


1156A 1.5GHz Active Probe

- **\$1,866**
- **Damped Accessories for Minimized Loading**
- **Small Size**
- **Documented BW for Recommended Accessories**



Agilent Infiniium MSOs


- **\$17K - \$25K**
- **600MHz and 1GHz**
- **2+16 and 4+16 channel models**
- **MegaZoom Deep Memory**
- **2M/channel Standard**
- **8M/channel Optional**
- **<http://www.agilent.com/find/mso>**



Agilent Technologies

Agilent Logic Analyzer Family


- **Modular, Standalone and PC Hosted models**
- **Wide variety of speed and channel count configurations**
- **Wide variety of probing solutions**
- **<http://www.agilent.com/find/logic>**



Agilent Technologies

E5850A Time Correlation Fixture

- Automatic Deskew
- Combined Display
- Tracking Markers



Agilent Technologies

Agenda

- **Trends in Embedded Systems**
- **SDRAM and PCI Overview**
- **Turn on Process Recommendations**
- **“Late in the Game” Debug Process Recommendations**
- **Recommended Agilent Products**
- **Additional References**



Recommended App Notes

- **Debugging a PCI Bus with a Mixed-Signal Oscilloscope - Pub # 5988-7745EN**
- **Customer Validates Signal Integrity on 100 MHz DDR SDRAM With Mixed-Signal Oscilloscope - Pub # 5988-9265EN**
- **The Truth About the Fidelity of High-Bandwidth Voltage Probes - Pub # 5988-6515EN**
- **<http://www.measurement.tm.agilent.com/new/category704.html>**



Recommended Books

- **Johnson, Howard W., *High Speed Digital Design: A Handbook of Black Magic*, Prentice Hall, 1993**
- **Witte, Robert A., *Electronic Test Instruments*, Prentice Hall, 1993**
- **Ganssle, Jack, *The Art of Designing Embedded Systems*, Newnes, 2000**



Thank You For Attending

Debug Your Embedded System More Quickly



Agilent Technologies